A second-order gm-C filter based on the Floating-Gate MOS (FGMOS) 
I. INTRODUCTION Low Power (LP) and Low Voltage (LV) circuits are nowadays extensively demanded by the market of portable applications (computers, phones, biomedical implants) [1] . This is leading the circuit design philosophy to environments where the scaling down of the power supply is continuously decreasing, but where the circuit performance must be also retained. Filters are building blocks appearing on demanded LP/LV products. Continuous Time Filters (CTF) could be a good choice versus the sampled-data filters alternatives, because they avoid the pre and post-aliasing filters. Also, they reduce the components spread (capacitors, current gains, etc.) if large time constants, as in audio-frequency applications are required. One of the main drawbacks of CTF is that tuning processes are necessary due to technological process variations, but on the contrary clock-noise is absent.
Continuous Time Filters performance is directly related to the continuous time integrator quality measured in terms of power consumption, linearity, noise, phase response and tunability as main parameters. In the context of L V/LP circuits, some contributions have been reported. Looking at the technology capabilities, a first approximation could classify them in bipolar, BiCMOS or CMOS designs. Totally bipolar realizations can work at L V [2, 3] , until V of supply voltage [3] . The best performance in terms of power efficiency and dynamic range for LP/LV CTFs has been proved for these technological realizations in [4, 5] . This optimal performance is obtained with a non-linear integration method preserving linear input-output relationship (companding technique [6] ). They seem to be a good candidate for low-voltage high-frequency operation [7] , although good results have been also obtained in the audio frequency range [8] . CMOS realizations are based on biasing transistors at strong inversion, on saturation [9] [10] [11] or linear [12, 13] region, and also in weak inversion mode [14] [15] [16] . Companding realizations can be found in CMOS technologies, being possible to be ruled either by squared-root [11] or by logarithmic [15, 16] In Refs. [17, 18] circuit techniques are used to limit the drain-to-source voltage on MOST.
In this paper, a biquad based on a new transconductor realization is presented. The circuit is based on the FGMOS transistor principle [19] [20] . The Figure 2 [21] . The transconductor is a pseudo-differential pair composed of M1-M4, with M9-M10 as active load and a CMFB circuit which will be described later on. The transconductor has been used as basic block for a second order Tow-Thomas filter. The schematic of this block is shown in Figure 4 . The equations describing filter operation are:
VLp(S) (gmlgm3)/(C1C2) Vin(S) s 2 -a t-s" (gm2/C1) q-(gm3gm4/C1C2) (13) where the typical filter parameters of a second order section are, ,/gm3gm4 o V 122 (15) being o and Q the cut-off frequency and the quality factor, respectively. Using Eqs. (14)- (15) 
